

Docket No.: 60188-126



PATENT

#6
IDS
MAA
7/5/02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Junichi YANO, et al.

Serial No.: 10/001,967

Group Art Unit: 2183

Filed: December 05, 2001

Examiner:

For: SEMICONDUCTOR INTEGRATED CIRCUIT

RECEIVED
JUN 28 2002
Technology Center 2100

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
Washington, DC 20231

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the documents listed on the attached form PTO-1449. It is respectfully requested that the documents be expressly considered during the prosecution of this application, and that the documents be made of record therein and appear among the "References Cited" on any patent to issue therefrom.


This Supplemental Information Disclosure Statement is being filed within three months of the U.S. filing date OR before the mailing date of a first Office Action on the merits. No certification or fee is required.

The relevance of each non-English language reference, if any, is discussed in the present specification.

Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

MCDERMOTT, WILL & EMERY


Michael E. Fogarty
Registration No 36,139

600 13th Street, N.W.
Washington, DC 20005-3096
(202)756-8000 MEF:prp
Facsimile: (202)756-8087
Date: June 26, 2002